All IPs > Memory & Logic Library > Standard cell
The "Standard Cell" category within our Memory & Logic Library is foundational for designing efficient and scalable integrated circuits. Standard cells form the basic building blocks of digital logic circuits, enabling designers to create complex and customized chip designs with ease and precision. These cells include a variety of digital components like logic gates, multiplexers, flip-flops, and other functional elements that are crucial for building sophisticated semiconductor devices.
One of the primary uses of standard cell semiconductor IPs is in the development of application-specific integrated circuits (ASICs). By utilizing a library of pre-defined, verified cells, designers can optimize the performance, power consumption, and silicon area of chips, leading to more cost-effective and energy-efficient solutions. This approach not only accelerates the design process but also enhances the reliability and scalability of the final product.
Additionally, standard cell libraries are integral to the process of digital design automation (DDA). These libraries allow for the automation of various aspects of chip design, including layout generation and optimization. The consistent use of standardized cells ensures that designs can be easily adapted or modified to meet specific project requirements without re-inventing the wheel for each component.
Within the category of standard cell semiconductor IPs, you'll find a diverse range of products tailored to different performance and density needs. Whether you're working on high-speed processor cores or low-power consumer electronics, our collection offers the flexibility to cater to various design constraints and objectives. By integrating these standard cells into your design flow, you can achieve superior functionality while maintaining efficiency and reliability in your semiconductor products.
The xcore.ai platform by XMOS is a versatile, high-performance microcontroller designed for the integration of AI, DSP, and real-time I/O processing. Focusing on bringing intelligence to the edge, this platform facilitates the construction of entire DSP systems using software without the need for multiple discrete chips. Its architecture is optimized for low-latency operation, making it suitable for diverse applications from consumer electronics to industrial automation. This platform offers a robust set of features conducive to sophisticated computational tasks, including support for AI workloads and enhanced control logic. The xcore.ai platform streamlines development processes by providing a cohesive environment that blends DSP capabilities with AI processing, enabling developers to realize complex applications with greater efficiency. By doing so, it reduces the complexity typically associated with chip integration in advanced systems. Designed for flexibility, xcore.ai supports a wide array of applications across various markets. Its ability to handle audio, voice, and general-purpose processing makes it an essential building block for smart consumer devices, industrial control systems, and AI-powered solutions. Coupled with comprehensive software support and development tools, the xcore.ai ensures a seamless integration path for developers aiming to push the boundaries of AI-enabled technologies.
The A25 processor model is a versatile CPU suitable for a variety of embedded applications. With its 5-stage pipeline and 32/64-bit architecture, it delivers high performance even with a low gate count, which translates to efficiency in power-sensitive environments. The A25 is equipped with Andes Custom Extensions that enable tailored instruction sets for specific application accelerations. Supporting robust high-frequency operations, this model shines in its ability to manage data prefetching and cache coherence in multicore setups, making it adept at handling complex processing tasks within constrained spaces.
Dolphin Technology provides an extensive range of standard cell libraries that are critical for any SoC design project. These libraries include over 5,000 fully customizable cells, each precisely crafted to optimize speed, power, density, and routability. The standard cells are verified in silicon and designed for use across various process technologies, making them an ideal choice for a wide range of applications. The standard cell libraries support various process nodes such as 6-track, 7-track, and up to 14-track configurations, suitable for everything from high-performance to ultra-high density applications. Dolphin Technology’s standard cell IP offerings include Multi-VT (SVT, HVT, LVT) and multi-channel options, enabling flexibility in design to accommodate the specific needs of semiconductor projects. These cell libraries are tailored to support high-performance computing, provide efficiency in wafer yield, and ensure optimal SoC pricing. This high degree of customization, coupled with a focus on power and density, offers excellent options for semiconductor professionals aiming to create high-performance designs efficiently and cost-effectively.
CrossBar's ReRAM Memory brings a revolutionary shift in the non-volatile memory sector, designed with a straightforward yet efficient three-layer structure. Comprising a top electrode, a switching medium, and a bottom electrode, ReRAM holds vast potential as a multiple-time programmable memory solution. Leveraging the resistive switching mechanism, the technology excels in meter-scale data storage applications, integrating seamlessly into AI-driven, IoT, and secure computing realities. The patented ReRAM technology is distinguished by its ability to perform at peak efficiency with notable read and write speeds, making it a suitable candidate for future-facing chip architectures that require swift, wide-ranging memory capabilities. Unprecedented in its energy-saving capabilities, CrossBar's ReRAM slashes energy consumption by up to 5 times compared to eFlash and offers substantial improvements over NAND and SPI Flash memories. Coupled with exceptional read latencies of around 20 nanoseconds and write times of approximately 12 microseconds, the memory technology outperforms existing solutions, enhancing system responsiveness and user experiences. Its high-density memory configurations provide terabyte-scale storage with minimal physical footprint, ensuring effective integration into cutting-edge devices and systems. Moreover, ReRAM's design permits its use within traditional CMOS manufacturing processes, enabling scalable, stackable arrays. This adaptability ensures that suppliers can integrate these memory solutions at various stages of semiconductor production, from standalone memory chips to embedded roles within complex system-on-chip designs. The inherent simplicity, combined with remarkable performance characteristics, positions ReRAM Memory as a key player in the advancement of secure, high-density computing.
The General Purpose Accelerator (Aptos) from Ascenium stands out as a redefining force in the realm of CPU technology. It seeks to overcome the limitations of traditional CPUs by providing a solution that tackles both performance inefficiencies and high energy demands. Leveraging compiler-driven architecture, this accelerator introduces a novel approach by simplifying CPU operations, making it exceptionally suited for handling generic code. Notably, it offers compatibility with the LLVM compiler, ensuring a wide range of applications can be adapted seamlessly without rewrites. The Aptos excels in performance by embracing a highly parallel yet simplified CPU framework that significantly boosts efficiency, reportedly achieving up to four times the performance of cutting-edge CPUs. Such advancements cater not only to performance-oriented tasks but also substantially mitigate energy consumption, providing a dual benefit of cost efficiency and reduced environmental impact. This makes Aptos a valuable asset for data centers seeking to optimize their energy footprint while enhancing computational capabilities. Additionally, the Aptos architecture supports efficient code execution by resolving tasks predominantly at compile-time, allowing the processor to handle workloads more effectively. This allows standard high-level language software to run with improved efficiency across diverse computing environments, aligning with an overarching goal of greener computing. By maximizing operational efficiency and reducing carbon emissions, Aptos propels Ascenium into a leading position in the sustainable and high-performance computing sector.
The Spiking Neural Processor T1 is designed as a highly efficient microcontroller that integrates neuromorphic intelligence closely with sensors. It employs a unique spiking neural network engine paired with a nimble RISC-V processor core, forming a cohesive unit for advanced data processing. With this setup, the T1 excels in delivering next-gen AI capabilities embedded directly at the sensor, operating within an exceptionally low power consumption range, ideal for battery-dependent and latency-sensitive applications. This processor marks a notable advancement in neuromorphic technology, allowing for real-time pattern recognition with minimal power draw. It supports various interfaces like QSPI, I2C, and UART, fitting into a compact 2.16mm x 3mm package, which facilitates easy integration into diverse electronic devices. Additionally, its architecture is designed to process different neural network models efficiently, from spiking to deep neural networks, providing versatility across applications. The T1 Evaluation Kit furthers this ease of adoption by enabling developers to use the Talamo SDK to create or deploy applications readily. It includes tools for performance profiling and supports numerous common sensors, making it a strong candidate for projects aiming to leverage low-power, intelligent processing capabilities. This innovative chip's ability to manage power efficiency with high-speed pattern processing makes it especially suitable for advanced sensing tasks found in wearables, smart home devices, and more.
Ncore Cache Coherent Interconnect is designed to tackle the multifaceted challenges in multicore SoC systems by introducing heterogeneous coherence and efficient cache management. This NoC IP optimizes performance by ensuring high throughput and reliable data transmission across multiple cores, making it indispensable for sophisticated computing tasks. Leveraging advanced cache coherency, Ncore maintains data integrity, crucial for maintaining system stability and efficiency in operations involving heavy computational loads. With its ISO26262 support, it caters to automotive and industrial applications requiring high reliability and safety standards. This interconnect technology pairs well with diverse processor architectures and supports an array of protocols, providing seamless integration into existing systems. It enables a coherent and connected multicore environment, enhancing the performance of high-stakes applications across various industry verticals, from automotive to advanced computing environments.
EverOn is an ultra-low voltage SRAM developed by sureCore to cater to modern applications requiring extensive dynamic and static power savings. Built on the 40ULP BULK CMOS process, EverOn achieves up to 80% reductions in dynamic power utilization while cutting static power draw by 75%, making it highly efficient for IoT and wearable technology. Operational from 0.6V to 1.21V, EverOn supports a cycle time as short as 20MHz at its lowest voltage, scaling impressively to over 300MHz at its highest. This voltage scaling unlocks robust performance capabilities in energy-constrained environments, aligning with the trend towards increasingly sophisticated, low-power always-on devices. EverOn incorporates advanced techniques such as subdividing memory into banks for flexible power management and synchronized single-port operation, which enhances versatility. Its high-density bit cells facilitate reduced area footprints while the patented SMART-Assist technology ensures robust operation even at the retention voltage, supporting extended battery life applications in emerging markets.
YouDDR is a comprehensive technology encompassing not only the DDR controller, PHY, and I/O but also features specially developed tuning and testing software. It provides a complete subsystem solution to address the complex needs of DDR memory interfaces. The integrated approach allows for cohesive synchronization between the controller and PHY, optimizing performance and reliability. The YouDDR technology ensures seamless integration into a variety of platforms, supporting a broad range of applications from simple consumer electronics to advanced computing systems. By offering enhanced tuning capabilities, it allows developers to fine-tune performance metrics, ensuring that systems can operate within their optimal performance windows. Developers utilizing YouDDR benefit from a thoroughly tested and verified subsystem that significantly simplifies the design cycle. This not only reduces development time but also enhances the likelihood of first-pass success, providing a competitive edge in manufacturing efficiency and product launch speed.
CrossBar's ReRAM IP Cores present a sophisticated solution for enhancing embedded NVM within Microcontroller Units (MCUs) and System-on-Chip (SoC) architectures. Designed to work with advanced semiconductors and ASIC (Application-Specific Integrated Circuit) designs, these cores offer efficient integration, performance enhancement, and reduced energy consumption. The technology seeks to equip contemporary and next-generation chip designs with high-speed, non-volatile memory, enabling faster computation and data handling. Targeting the unique needs of IoT, mobile computing, and consumer electronics, the ReRAM IP Cores deliver scalable memory solutions that exceed traditional flash memory limits. These cores are built to be stackable and compatible with existing process nodes, highlighting their versatility. Furthermore, the integration of ReRAM technology ensures improved energy efficiency, with the added benefit of low latency data access—a critical factor for real-time applications and processing. These IP cores provide a seamless route to incorporating high-performance ReRAM into chips without major redesigns or adjustments. As the demand for seamless, secure data processing grows, this technology enables manufacturers and designers to aptly meet the challenges presented by ever-evolving digital landscapes. By minimizing energy usage while maximizing performance capabilities, these IP cores hold potential for transformative applications in high-speed, secure data processing environments.
The AndeShape Platforms are designed to streamline system development by providing a diverse suite of IP solutions for SoC architecture. These platforms encompass a variety of product categories, including the AE210P for microcontroller applications, AE300 and AE350 AXI fabric packages for scalable SoCs, and AE250 AHB platform IP. These solutions facilitate efficient system integration with Andes processors. Furthermore, AndeShape offers a sophisticated range of development platforms and debugging tools, such as ADP-XC7K160/410, which reinforce the system design and verification processes, providing a comprehensive environment for the innovative realization of IoT and other embedded applications.
BCD technology uniquely combines the traits of Bipolar, CMOS, and DMOS transistors to deliver efficient power management solutions. This technology is engineered to handle a range of power requirements, making it a versatile choice for applications spanning from consumer electronics to industrial equipment. The blend of these transistor types offers both high voltage handling capabilities and precise digital control. Bipolar transistors contribute excellent analog performance, while CMOS transistors provide intricate digital logic benefits. DMOS transistors add high current and voltage tolerance, resulting in a robust technology that excels in power-driving applications. This combination allows devices to efficiently manage power dissipation, significantly reducing energy waste and enabling longer battery life for portable devices. The BCD process supports the implementation of complex circuits with enhanced reliability. It is well-suited for automotive industries and consumer products requiring solid state power control. With the integration of multiple transistor types, the technology advances superior power management solutions, offering improved efficiency, thermal performance, and scalability. Tower Semiconductor ensures this process is backed by comprehensive design resources, allowing customers to harness the full potential of BCD technology for diverse applications.
The iCan PicoPop® is a highly compact System on Module (SOM) based on the Zynq UltraScale+ MPSoC from Xilinx, suited for high-performance embedded applications in aerospace. Known for its advanced signal processing capabilities, it is particularly effective in video processing contexts, offering efficient data handling and throughput. Its compact size and performance make it ideal for integration into sophisticated systems where space and performance are critical.
Spectral CustomIP encompasses an expansive suite of specialized memory architectures, tailored for diverse integrated circuit applications. Known for breadth in memory compiler designs, Spectral offers solutions like Binary and Ternary CAMs, various Multi-Ported memories, Low Voltage SRAMs, and advanced cache configurations. These bespoke designs integrate either foundry-standard or custom-designed bit cells providing robust performance across varied operational scenarios. The CustomIP products are engineered for low dynamic power usage and high density, utilizing Spectral’s Memory Development Platform. Available in source code form, these solutions offer users the flexibility to modify designs, adapt them for new technologies, or extend capabilities—facilitating seamless integration within standard CMOS processes or more advanced SOI and embedded Flash processes. Spectral's proprietary SpectralTrak technology enhances CustomIP with precise environmental monitoring, ensuring operational integrity through real-time Process, Voltage, and Temperature adjustments. With options like advanced compiler features, multi-banked architectures, and standalone or compiler instances, Spectral CustomIP suits businesses striving to distinguish their IC offerings with unique, high-performance memory solutions.
The SiFive Essential family provides a comprehensive range of embedded processor cores that can be tailored to various application needs. This series incorporates silicon-proven, pre-defined CPU cores with a focus on scalability and configurability, ranging from simple 32-bit MCUs to advanced 64-bit processors capable of running embedded RTOS and full-fledged operating systems like Linux. SiFive Essential empowers users with the flexibility to customize the design for specific performance, power, and area requirements. The Essential family introduces significant advancements in processing capabilities, allowing users to design processors that meet precise application needs. It features a rich set of options for interface customizations, providing seamless integration into broader SoC designs. Moreover, the family supports an 8-stage pipeline architecture and, in some configurations, offers dual-issue superscalar capabilities for enhanced processing throughput. For applications where security and traceability are crucial, the Essential family includes WorldGuard technology, which ensures comprehensive protection across the entire SoC, safeguarding against unauthorized access. The flexible design opens up various use cases, from IoT devices and microcontrollers to real-time control applications and beyond.
The silicon IP Platform for Low-Power IoT by Low Power Futures integrates pre-validated, configurable building blocks tailored for IoT device creation. It provides a turnkey solution to accelerate product development, incorporating options to employ both ARM and RISC V processors. With a focus on reducing energy consumption, the platform is prepared for various applications, ensuring a seamless transition for products from conception to market. The platform is crucial for developing smart IoT solutions that require secure and reliable wireless communications across industries like healthcare, smart home, and industrial automation.
CodaCache Last-Level Cache is an advanced, shared cache solution specifically designed to minimize memory latency and boost SoC performance. Its configurable nature allows it to be tailored to specific design needs, optimizing data flow and enhancing power efficiency across the chip. This cache helps overcome common SoC challenges related to timing closure, performance, and layout congestion by providing a flexible caching architecture that ensures effective data management and reliable operations. Its role in optimizing memory hierarchy enhances computational speeds and system reliability. CodaCache is particularly beneficial for applications that require rapid access to large data sets, ensuring that power consumption is minimized while maintaining high performance standards. Its versatility and efficiency make it a top choice for industries striving for high data throughput and low latency operations.
CodaCache Last-Level Cache is an advanced, shared cache solution specifically designed to minimize memory latency and boost SoC performance. Its configurable nature allows it to be tailored to specific design needs, optimizing data flow and enhancing power efficiency across the chip. This cache helps overcome common SoC challenges related to timing closure, performance, and layout congestion by providing a flexible caching architecture that ensures effective data management and reliable operations. Its role in optimizing memory hierarchy enhances computational speeds and system reliability. CodaCache is particularly beneficial for applications that require rapid access to large data sets, ensuring that power consumption is minimized while maintaining high performance standards. Its versatility and efficiency make it a top choice for industries striving for high data throughput and low latency operations.
Global Unichip Corp.'s High Bandwidth Memory solution is engineered to facilitate vast data transfer rates crucial for AI and high-performance computing tasks. This product is pivotal in reducing latency and increasing bandwidth, addressing performance bottlenecks often faced in data-intensive applications. Through the integration of advanced packaging technologies, the High Bandwidth Memory enables seamless communication between systems, enhancing operational efficiencies. The solution also supports multiple process nodes which allows for scalability across various semiconductor technologies. This adaptability ensures it meets diverse industry requirements from data centers to AI-driven applications. This IP’s design also promotes efficient thermal management, necessary for maintaining optimal function under high workloads. Emphasizing innovations in interconnectivity, the High Bandwidth Memory works hand in hand with other IPs in GUC’s portfolio, creating a comprehensive ecosystem for modern semiconductor solutions. Its design is aligned with global standards for memory solutions, ensuring broad compatibility and ease of integration into existing systems, leading to quicker deployment and reduced time-to-market.
Dolphin Semiconductor's Foundation IPs are crafted to enhance the efficiency and cost-effectiveness of System-on-Chip (SoC) designs through robust offerings of embedded memories and standard-cell libraries. Specially designed for energy-efficient applications, these components help optimize space and power usage while ensuring the cutting-edge performance of modern electronic devices. Incorporated within Dolphin's Foundation IP portfolio are standard cells that allow chip designers to achieve up to 30% density gains at the cell level, compared to conventional libraries. Further, these components are engineered to support always-on applications with exceptionally low leakage rates. The Foundation IP suite optimizes SoC designs by delivering dramatically reduced leakage and area consumption, avoiding the additional cost and complexity of using a regulator. The memory compilers within Foundation IPs offer ultra-low power and high-density memory solutions, including SRAM and via-programmable ROMs. These are formulated to deliver up to 50% energy savings, providing flexibility with multi-power modes and adaptable to varied instances. With optimization for TSMC processes, Dolphin's Foundation IPs provide an essential backbone for creating innovative, efficient, and sustainable SoC products.
The SoC Platform by SEMIFIVE enables swift and minimal-effort design of system-on-chip solutions through their streamlined platforms. Built with silicon-proven IPs and optimized methodologies, these platforms significantly reduce costs and risks while ensuring a faster turnaround time. The platform supports domain-specific architectures and offers a pre-configured and verified IP pool, facilitating quick hardware and software bring-up. This platform stands out for its ability to turn ideas into silicon by leveraging SEMIFIVE’s infrastructure and IP partnerships. It promises substantial cost reduction in areas like design NRE, fabrication, and IP licenses, offering savings upwards of 50% compared to industry norms. Its rapid development process is poised to cut development times in half, maintaining high levels of design and verification reusability. The SoC Platform also minimizes engineering risks associated with the complexities of cutting-edge process technologies. By utilizing pre-verified platform IP pools and silicon-proven design components, SEMIFIVE offers a highly reliable and efficient path from concept to silicon production.
The 1D Optical Micrometers from Riftek Europe are non-contact devices specifically fashioned to measure diameters, gaps, and displacements with exceptional accuracy. They cater to the dimensional measurement needs across a wide range extending from 5 mm to 100 mm, with an impressive measuring accuracy of +/- 0.3 um aided by a sampling rate of 10000 Hz. These micrometers are indispensable in production lines where small part measurement is vital, such as mechanical engineering and electronic component manufacturing. Their high-speed data acquisition and precision allow for dynamic measurement, ensuring that product specifications are consistently met. Their efficient design and robust capabilities provide significant advantages in applications requiring quick and accurate dimensional checks, thereby minimizing manual inspection processes. The integration of this technology supports comprehensive monitoring and control frameworks that enhance overall production quality.
XMOS's xcore-200 is an advanced processor that excels in delivering multichannel audio processing and low-latency performance. Designed to support complex audio and voice processing requirements, it provides developers with the ability to integrate high-quality audio functionalities into their products. The xcore-200's architecture is engineered to allow precise control and processing capabilities, making it ideal for applications in consumer electronics and professional audio equipment. With an emphasis on reducing development time and enhancing product capabilities, the xcore-200 offers an adaptable solution equipped with an array of input and output options to meet diverse processing needs. Its powerful DSP capabilities ensure efficient processing of audio signals, enabling smoother, more reliable audio experiences for end-users. Moreover, the xcore-200 is optimized for power efficiency, supporting a range of applications without significant energy expenditure. The xcore-200 facilitates seamless integration with other technologies, making it a versatile choice for developers who need flexibility in their design process. Whether it's embedded AI functionalities or advanced audio processing demands, the xcore-200 provides a comprehensive platform for building sophisticated digital audio systems. Its capacity to manage multiple processing tasks concurrently ensures that products powered by this processor deliver robust and high-performance outcomes.
The Absolute Linear Position Sensors developed by Riftek Europe are precision instruments designed to measure and check displacements, dimensions, and surface profiles. Utilizing absolute linear encoder technology, these sensors promise an innovative approach to absolute measurement over ranges of 3 mm to 55 mm with a resolution of 0.1 um. These sensors address the demand for accurate measurement within manufacturing environments, ensuring that the run-outs and deformations are controlled to enhance product quality. They are built for reliability, delivering robust performance in challenging industrial conditions where precision is a crucial aspect of equipment and product assembly. Engineered to provide real-time feedback, these sensors aid in automating quality checks and maintaining operational efficiencies. They offer manufacturers the ability to optimize processes and reduce errors, further promoting productivity and reducing material wastage due to inaccurate measurement during production.
Spectral MemoryIP offers a comprehensive range of silicon-proven, high-density, low-power Static Random Access Memories. This robust library includes six standard compiler architectures such as Single Port & Dual Port SRAMs, ROM, and several variations of Register Files. Leveraging either foundry or bespoke bit cell designs crafted by Spectral, these memories combine high-density advantages with low power consumption and performance-oriented circuitry. This dual benefit ensures high-speed operations with minimal energy drain. A notable feature of Spectral MemoryIP is its adaptability, facilitated through the proprietary Memory Development Platform. Available in source code format, designers are empowered to tweak the designs, adopt them for new technologies, or enhance existing functionalities. These memories see widespread usage in standard CMOS process technologies and offer a rich array of features like varied power rails, multiple aspect ratios, and a multi-bank architecture. Spectral's innovative PVT monitoring technology, known as SpectralTrak, is integrated into each memory solution to ensure resilient operation under various environmental conditions. With a user-friendly memory compiler set, Spectral MemoryIP is optimized for diverse embedded storage demands delivering essential capabilities for chip manufacturers and designers.
The I-fuse technology from Attopsemi is a revolutionary OTP memory design characterized by its non-explosive action, circumventing the limitations of traditional anti-fuse technology. I-fuse is crafted without requiring specialized masks, utilizing standard logic design processes, allowing for broad compatibility across various tech platforms. Operating across a substantial spectrum from 0.7 µm to 22 nm, it promises exceptional reliability and efficiency, offering higher testability and competitive advantages in size and power use. I-fuse stands out due to its scalability, adaptability for varied applications, and compliance with the AEC-Q100 Grade 0 specification, which makes it robust enough for applications where reliability can’t be compromised. This OTP technology provides enhanced flexibility and precision, especially in automotive and industrial settings. It leverages Attopsemi's extensive patent portfolio and production experience, incorporating the company's 90+ patents into its design principles. With the shipment of over 10,000 wafers per month, I-fuse has demonstrated its practical use and benefits across hundreds of enterprises globally, performing with no reported failures and ensuring a lasting footprint in the market.
The PB8051 Microcontroller Core is a sophisticated implementation of the 8051 Microcontroller Family, carefully constructed to enhance Xilinx FPGA applications. Adopting the Xilinx PicoBaze softcore microcontroller for emulation, the PB8051 is tailored for designers seeking to integrate compact and efficient microcontroller functionalities into Xilinx platforms. It is software-compatible with the 8031 variant, encompassing essential elements like the serial port and dual timers, enabling seamless execution of 8051 object codes. Designed with adaptability in mind, the PB8051 supports an array of design tools and platforms. It's particularly well-suited for Spartan II and newer Xilinx FPGA families, ensuring that users can leverage existing development tools and experience a smooth transition to PB8051-based implementations. Notably, its design permits the use of internal FPGA block RAM or external EPROM for program storage, adding flexibility to suit specific application needs. Beyond its technical prowess, the PB8051 stands out for its cost-effectiveness and ease of integration. It caters to varying levels of user expertise, supported by comprehensive documentation, a detailed test bench, and reference designs. Technical support is available to assist users, providing a pathway for both novice and experienced developers to utilize the PB8051 efficiently and effectively in FPGA designs, capitalizing on its compact size and high functionality.
PQSecure's Cryptographic Core serves as a comprehensive solution for implementing standardized cryptographic algorithms within system-on-chip (SoC) designs. This product is tailored for diverse applications, ranging from high-end servers to low-end embedded systems, ensuring broad compatibility. It effectively offloads both symmetric and asymmetric cryptographic operations, boosting execution efficiency. The core includes hardware accelerators capable of performing various cryptographic functions, such as true random number generation and classical public key cryptographic algorithms like ECDSA and ECDH. Incorporating next-generation post-quantum cryptographic methods, this core tackles the imminent threats posed by quantum computing. By supporting isogeny-based, lattice-based, and code-based cryptographies, it prepares systems for the quantum evolution. Furthermore, this Cryptographic Core supports secure hashing algorithms and a variety of advanced encryption standards, ensuring robust protection across different security levels recommended by standardization bodies. As an embodiment of both agility and security, it integrates seamlessly into various SoC and FPGA architectures, providing substantial power reductions compared to traditional software implementations. Designed with future-proofing in mind, PQSecure's Cryptographic Core features optional side-channel protection mechanisms validated by standard techniques, delivering DPA countermeasures without significant overhead. It boasts a comprehensive suite of verification tools, including test benches and simulation scripts, making integration into existing systems both easy and efficient. With customizable performance profiles, the Cryptographic Core is engineered to meet the demanding security requirements of tomorrow's digital environments.
Chuangfeixin Technologies' OTP (One-Time Programmable) solutions provide a unique approach to secure data storage. Once programmed, the data within these OTP devices is immutable, providing a robust layer of security ideal for protecting intellectual property and sensitive information within integrated circuits or logic gates. These solutions are particularly advantageous in embedded applications, where they can safeguard firmware and configuration data against unauthorized access or alteration. The company offers versatile OTP products compatible with various CMOS processes, ensuring easy integration without additional processing steps, thus reducing development costs. The long data retention of over 100 years under extreme conditions further underscores the reliability of these OTP modules in demanding applications.
The Blazar Bandwidth Accelerator Engine is an advanced memory solution that integrates in-memory computing capabilities for high-capacity, low-latency applications. This engine accelerates data processing by incorporating up to 32 RISC cores, significantly boosting data throughput and application performance. The built-in memory offers a capacity of up to 1Gb, effectively supporting high bandwidth and low latency operations critical in modern networking and data center infrastructures. Key features include the ability to perform tasks traditionally reserved for external processing units directly within the memory, reducing data movement and improving system efficiency. By embedding specific in-memory operations such as BURST and RMW functions, the Blazar engine minimizes execution time and interaction with external processors, offering optimal performance in SmartNICs and SmartSwitch applications. This accelerator engine is specifically designed to operate seamlessly with dual-port memory architectures, allowing parallel data access and processing. This feature is crucial for applications requiring high reliability and fast data aggregation, thus supporting sophisticated networking requirements inherent in 5G and advanced computing environments.
Riftek Europe’s 2D Optical Micrometers are designed for batch in-line dimensional measurement, offering a sophisticated solution for industries demanding precision in wire and rod measurements. The measurement scope of these micrometers spans from 8x10 mm to 60x80 mm, with outstanding accuracy up to +/-0.5 um, making them suitable for high-precision industries. These micrometers expedite measurement tasks in industrial environments, reducing manual work by automating the dimensional analysis of numerous components rapidly. By employing advanced optoelectronic technology, these devices simplify the acquisition of precise dimensional characteristics across multiple parameters. The real-time data collection capability of these devices supports seamless integration into assembly lines, enabling consistent measurement that reduces defects and assures high manufacturing standards. This contributes significantly to improving efficiency and operational throughput, aligning with the demands of fast-paced production environments.
NOR Flash technology, provided by Chuangfeixin Technologies, is designed to meet the needs of applications requiring high reliability and performance. Utilizing the SPI interface, it supports both serial and parallel modes with Dual and Quad I/O options, achieving frequencies up to 108MHz for efficient execution and data storage. Its robust architecture ensures data retention with excellent thermal stability, making it ideal for applications in automotive and industrial sectors. The flash offers high-speed access, ensuring rapid random access to memory arrays from any location, facilitated through its XIP (Execute-In-Place) capabilities. This enhances its suitability for environments requiring dependable and fast data processing, positioning it as an integral component in high-demand computing systems.
The PowerMiser is a pinnacle in low-power SRAM solutions, designed to cater to devices requiring extended battery life and minimal power consumption both when operating and in standby. Developed across several process technologies such as 28nm FDSOI and 22nm ULL bulk CMOS, PowerMiser demonstrates significant power savings, achieving up to 50% reduction in dynamic power while maintaining functionality over wide voltage ranges. With an ability to operate effectively at voltages as low as 0.7V and as high as 1.2V, PowerMiser facilitates flexible design adjustments for varying application needs without performance compromise. This SRAM compiler supports capacities as high as 576Kbit and word lengths up to 144 bits, featuring multiple multiplexing factors to provide designers with varied sizing options. Its innovative "Bit Line Voltage Control" further optimizes power usage, especially in retentive sleep modes offering quick awaken capabilities or deep sleep for maximum leakage savings. PowerMiser supports streamlined dynamic power efficiency suitable for critical applications like edge AI, where minimizing SRAM power usage is essential to product feasibility and competitiveness. Its architecture is geared towards future-focused designs, leveraging low power methodologies to meet contemporary low voltage operation demands in an increasingly battery-conscious world.
Key ASIC provides a fundamental IP portfolio which includes essential libraries and modules necessary for integrated circuit design. The portfolio comprises standard cell libraries, general purpose I/O libraries, and compilers for SRAM, register files, and ROMs. These foundational elements support the development of versatile and robust designs, essential for high-performance applications. The Fundamental IP also includes LVCMOS I/O libraries with different voltage levels catered to varied application needs, making them adaptable for different circuit requirements. Additionally, the collection features high-voltage I/O libraries, phase-locked loop (PLL) circuits up to 500 MHz, and delay-locked loop (DLL) technology to ensure precise timing control in complex digital systems. This suite of IP supports various foundry and technology nodes, aiding designers in achieving optimal design flow for their specific needs. It addresses not only conventional design challenges but also facilitates innovations in mixed-signal solutions.
Magillem 5 Registers provides a single-source environment that facilitates the seamless development of hardware/software interfaces. By ensuring synchronization between hardware designs, software components, and documentation, it mitigates design errors, streamlining the integration process. This solution is crucial in creating a collaborative development environment that maintains consistency and accuracy across all design stages. It supports importing memory map descriptions, facilitating the automatic generation of consistent data outputs and comprehensive documentation. The system's robust cross-compiler engine produces the necessary data views for teams, enhancing the quality and consistency of interface design. Magillem 5 Registers is essential for teams looking to optimize their register management processes and improve efficiency in SoC development.
(Information not provided)
The Foundation IP suite by InPsytech consists of essential components crucial for building sophisticated semiconductor designs. It includes standard cells, memory compilers, and I/O interfaces that form the foundational elements of integrated circuits. Each component is meticulously designed to ensure high performance, low power consumption, and robust reliability. Standard cells within the Foundation IP are designed to optimize space and performance in IC layouts, while memory compilers offer scalable and efficient solutions for memory integration. I/O interfaces within the suite are made to ensure seamless communication across different chip components, supporting wide-ranging application needs. The Foundation IP solutions are tailored for maximal compatibility across various manufacturing processes and technologies, ensuring that semiconductor designers can achieve the highest levels of efficiency and innovation in their products. These fundamental building blocks lay the groundwork for more advanced functionality and performance in semiconductor devices.
(Information not provided)
The RecAccel AI Platform brings a blend of high performance and precision, especially engineered for complex AI applications requiring high accuracy. It incorporates advanced neural processing elements that boost both the speed and precision of AI computations. Central to its design is the AI-centric architecture that handles intensive workloads while maintaining energy efficiency. By combining hardware advancements with intelligent software, the platform is capable of supporting diverse AI algorithms that require substantial computational resources. Whether used in data-intensive environments or real-time processing applications, the RecAccel AI Platform ensures reliability and scalability. Its ability to manage significant data flows and execute complex algorithms quickly makes it a cornerstone for businesses working with high-accuracy, data-driven models.
KNiulink Semiconductor's DDR IP combines advanced structure and technology to deliver high-performance, low-power solutions for DDR3/4/5 and LPDDR2/3/4/4x/5 applications. These solutions are crafted to meet the requirements of modern computing environments, providing low latency and high bandwidth.
(Information not provided)
The QDR IV XP PHY and Memory Controller from Atria Logic is a high-performance component designed to operate with next-generation memories at speeds up to 800MHz. Suitable for Stratix V FPGA platforms, it supports comprehensive training sequences and calibration for optimal communication between components. Its integration of de-skew training and rate conversion features ensures efficient data handling. Architectured for high-performance networking applications, this memory controller delivers seamless performance driven by a stable and precise control over memory operations, meeting the rigorous demands of modern data processing environments.
CSRCompiler serves as an effective tool for managing and automating the hardware-software interface definition process. It ensures high-quality performance by enabling a true cross-compiler system that provides comprehensive views for hardware and software design teams alike. This tool is particularly beneficial for synchronization across development stages, enhancing collaboration and reducing potential errors in the hardware-software interface. The automation capabilities streamline processes, ensuring that all aspects of the interface are consistent and meticulously maintained. CSRCompiler optimizes the interface development process, contributing to reduced time-to-market and improved design reliability. It is an invaluable component for design teams seeking to harmonize hardware-software interactions in complex systems.
(Information not provided)
The Racyics® ABX Platform is a powerful technology cornerstone designed to enhance performance and reliability in integrated circuits operating at ultra-low voltages. Leveraging Adaptive Body Biasing (ABB), this platform supports operation down to 0.4V, ensuring device efficiency even under challenging process, voltage, and temperature variations. Particularly adept for automotive applications, it offers significant improvements such as up to 75% reduction in leakage power and enhancement of performance by up to 9X. This makes it an ideal solution for high-performance needs, providing reliable and predictable operation across diverse conditions.<br><br>Racyics® ABX FBB (Forward Body Biasing) optimizes the operation of devices by substantially improving performance metrics, offering a comprehensive solution for ultra-low voltage applications. Furthermore, its RBB (Reverse Body Biasing) functionality excels in minimizing power consumption, notably providing substantial benefits in automotive environments where power efficiency is paramount.<br><br>The platform is backed by a robust design flow that integrates seamlessly with various advanced technology nodes, supported by an expansive library of ABB-enabled standard cells and SRAM IPs. This ensures easy adoption and adaptability, promoting enhanced timing and power predictability across applications. Its proven silicon track record underscores its capability as a reliable turnkey solution that meets stringent automotive-grade requirements.
The logiMEM is a versatile and customizable synchronous DRAM controller that supports DDR3 memory on AMD Series 7 FPGAs and SoCs. As a size-optimized and parametric solution, the logiMEM offers flexibility in memory management, catering to a wide range of applications requiring efficient memory utilization. This controller is designed to ensure seamless memory transactions, optimizing both speed and performance for embedded systems that rely on DDR3 technology. Its adaptability makes it suitable for applications in computing environments where efficient data handling is crucial. By focusing on effective memory management, the logiMEM controller provides a vital function in designs requiring both high memory throughput and stability. It is integral to systems where SDRAM performance directly impacts the overall function and efficiency.
The Miscellaneous FEC and DSP IP cores offered by Creonic extend beyond standard modulation and coding, contributing a suite of advanced signal processing components. These are crucial for specialized use cases in high-speed, multi-channel processing, supporting real-time applications smooth and efficiently. Among these offerings, the NCR Processor and DVB-GSE encapsulators are uniquely poised for time synchronization and protocol-specific tasks. Combined with digital downconverters and wideband channelizers, Creonic's miscellaneous cores fill essential gaps in protocol architectures, ensuring comprehensive support for system architectures. The inclusion of IPs like the Ultrafast BCH Decoder and Doppler Channel components underscores the company's commitment to delivering trusted building blocks for complex communication landscapes. For designers aiming to complete their projects with reliable, efficient components, Creonic's miscellaneous DSP cores are significant assets.
Essential for microcontroller applications, this 12-bit SAR ADC operates at a conversion rate of 2 mega-samples per second, ensuring precise data conversion ideal for a wide range of digital systems. Leveraging TSMC's 55nm process technology, it is engineered for superior accuracy and power efficiency, fundamental in extending the life and functionality of embedded systems. This ADC fits perfectly in smart devices and IoT applications where seamless data conversion and energy-efficient performance are crucial.
Atria Logic’s DDR-I/II/III Controller assists in managing efficient data flow across diverse memory configurations to satisfy high-performance telecommunications and computing demands. Supporting a range of DDR SDRAMs as per JEDEC specifications, its flexible interface allows smooth integration within FPGA or System-on-Chip environments. By automating complex cycle operations and offering preset configurations, this controller ensures adaptability while maintaining efficiency. Its advanced power management features, alongside low-latency design, make it suitable for modern data-processing applications that require seamless and uninterrupted memory operations.
Swissbit's D2200 PCIe SSD is engineered to meet the high-performance demands of data centers and enterprise environments. It leverages the PCIe interface to deliver fast data transfer rates, ensuring efficient management of large-scale data tasks. With its optimized temperature and performance management, the D2200 ensures reliable operation over extended periods. Designed with durability in mind, this SSD integrates advanced error correction and data integrity checks, providing robust performance even in high-stress environments. Its architecture is tailored for enterprise needs, focusing on minimizing latency and maximizing throughput. The D2200 PCIe SSD is especially suited for applications requiring consistent speed and reliability, such as cloud services, big data processing, and high-frequency trading platforms. Its ability to provide sustained performance under load makes it a critical component for modern data centers aiming to optimize their infrastructure's efficiency.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
No credit card or payment details required.
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!