All IPs > Security IP > Security Protocol Accelerators
Security Protocol Accelerators are crucial components within the realm of semiconductor IP, designed to boost the performance of security protocols in various applications. These accelerators play a pivotal role in enhancing the speed, efficiency, and reliability of data encryption and decryption processes, which are fundamental for secure communications and transactions across networks. By implementing specialized hardware for protocol acceleration, these semiconductor IPs offer significant improvements in processing speed compared to software-only solutions.
One of the primary uses of Security Protocol Accelerators is in network security devices, including routers, firewalls, and VPNs, where they ensure secure communication by accelerating tasks such as data encryption and IPsec processing. As data breaches and cyber threats continue to evolve, the demand for robust and efficient security solutions has never been higher. These accelerators enable the optimization of cryptographic operations, providing enterprises and individuals with the confidence that their sensitive data is well-protected during transmission.
In consumer electronics like smartphones, tablets, and smart home devices, security protocol accelerators are key to maintaining user privacy without compromising on performance. They ensure that devices can handle complex security tasks quickly, extending battery life and maintaining seamless user experiences. Whether it’s ensuring the security of cloud-based services or protecting communications over Wi-Fi and cellular networks, these semiconductor IPs are increasingly vital in an interconnected world.
Moreover, the rise of IoT devices and edge computing has expanded the need for security protocol accelerators. With the massive data exchange happening at the edge of networks, having efficient security IPs ensures not just the safety of the data but also compliance with regulatory standards. As companies continue to push for innovations in AI and machine learning, the integration of security protocol accelerators in their systems helps to safeguard intellectual property and sensitive algorithms, thereby maintaining a secure operational environment. Through leveraging these semiconductor IPs, creators can focus on innovation while relying on proven security foundations.
The second-generation Akida platform builds upon the foundation of its predecessor with enhanced computational capabilities and increased flexibility for a broader range of AI and machine learning applications. This version supports 8-bit weights and activations in addition to the flexible 4- and 1-bit operations, making it a versatile solution for high-performance AI tasks. Akida 2 introduces support for programmable activation functions and skip connections, further enhancing the efficiency of neural network operations. These capabilities are particularly advantageous for implementing sophisticated machine learning models that require complex, interconnected processing layers. The platform also features support for Spatio-Temporal and Temporal Event-Based Neural Networks, advancing its application in real-time, on-device AI scenarios. Built as a silicon-proven, fully digital neuromorphic solution, Akida 2 is designed to integrate seamlessly with various microcontrollers and application processors. Its highly configurable architecture offers post-silicon flexibility, making it an ideal choice for developers looking to tailor AI processing to specific application needs. Whether for low-latency video processing, real-time sensor data analysis, or interactive voice recognition, Akida 2 provides a robust platform for next-generation AI developments.
The aiWare NPU (Neural Processing Unit) by aiMotive is a high-performance hardware solution tailored specifically for automotive AI applications. It is engineered to accelerate inference tasks for autonomous driving systems, ensuring excellent performance across a variety of neural network workloads. aiWare delivers significant flexibility and efficiency, capable of scaling from basic Level 2 applications to complex multi-sensor Level 3+ systems. Achieving up to 98% efficiency, aiWare's design focuses on minimizing power utilization while maximizing core performance. It supports a broad spectrum of neural network architectures, including convolutional neural networks, transformers, and recurrent networks, making it suitable for diverse AI tasks in the automotive sphere. The NPU's architecture allows for minimal external memory access, thanks to its highly efficient dataflow design that capitalizes on on-chip memory caching. With a robust toolkit known as aiWare Studio, engineers can efficiently optimize neural networks without in-depth knowledge of low-level programming, streamlining development and integration efforts. The aiWare hardware is also compatible with V2X communication and advanced driver assistance systems, adapting to various operational needs with great dexterity. Its comprehensive support for automotive safety standards further cements its reputation as a reliable choice for integrating artificial intelligence into next-generation vehicles.
Polar ID from Metalenz offers a cutting-edge face unlock solution, using advanced meta-optic technology to provide secure, high-resolution facial recognition capabilities. It captures the unique "polarization signature" of a human face, making it resistant to both 2D photos and sophisticated 3D masks. Polar ID operates efficiently in a variety of lighting conditions, from bright daylight to dark environments, ensuring its utility extends across all smartphone models without sacrificing security or user experience. This technology replaces complex structured light modules, incorporating a single near-infrared polarization camera and active illumination source. It significantly reduces costs and footprint, supporting a broad adoption across hundreds of millions of mobile devices. With its low price point and high performance, Polar ID elevates smartphone security, offering robust protection for digital transactions and identity verification. By enabling this on an embedded platform with compatibility for Qualcomm's Snapdragon processors, Metalenz ensures widespread applicability. The key advantage of Polar ID is its affordability and ease of integration, as it eliminates the need for larger, more intrusive notches in phone designs. Its sophisticated polarization sensing means secure authentication is possible even if the user wears sunglasses or masks. Polar ID sets a new benchmark in smartphone security by delivering convenience and enhanced protection, marking it as the first polarization sensor available for smartphones.
Securyzr iSSP is an integrated Security Services Platform designed by Secure-IC to offer comprehensive lifecycle management of device security. It provides zero-touch security lifecycle services that encompass provisioning, firmware updates, security monitoring, and device identity management. The platform employs a cloud-based architecture, enabling real-time updates and management of security protocols across a fleet of devices. Securyzr iSSP supports Post-Quantum Cryptography standards, ensuring readiness for future cryptographic challenges. This platform integrates seamlessly into diverse system environments, facilitating the protection of sensitive data through robust secure boot processes and key isolation techniques. It structures security around a core Root-of-Trust component named Securyzr iSE neo, which offers anti-tampering protection and dual computation for enhanced security. The platform aligns with an organization's security goals by providing customizable protective measures that are scalable to various applications. Securyzr iSSP is designed to maintain high security levels without compromising system performance or efficiency. By leveraging the latest advancements in cryptography and security protocols, it ensures the resiliency of systems against both physical and remote threats. This platform aids organizations in navigating the increasingly complex landscape of digital security challenges, providing a robust foundation for their cybersecurity strategies.
The AES-XTS standard, as outlined by NIST and IEEE, provides a critical security layer for disk-level data encryption. Through its unique 'tweakable' cipher design, AES-XTS is particularly effective in securing data at rest on disk drives. Helion's AES-XTS solutions are tailored for applications ranging from single drives to extensive storage arrays, offering configurations that balance speed and hardware resource use. With throughput capacities exceeding 64 Gbps, these cores can support both high and low-speed storage applications. Benefiting from Helion's dedication to flexible and efficient designs, these cores ensure consistent data protection across various environments, making them suitable for use in both commercial and industrial sectors. They are available for implementation in leading FPGA and ASIC technologies, ensuring adaptability and integration ease.
The QUIC Protocol Core by Design Gateway is a high-speed, low-latency communication core designed to optimize network traffic in environments prone to congestion. It offers exceptional performance benefits over traditional protocols, leveraging the latest technology in secure and reliable data transmission.\n\nThis core is engineered to support high-speed environments, enhancing data throughput while reducing the likelihood of packet loss. It is particularly effective in networks with high congestion, where maintaining a seamless and efficient flow of data is critical. The QUIC Protocol Core's design focuses on minimizing latency, providing faster data exchange and enhancing overall network performance.\n\nIntegrating this protocol core into existing network infrastructure supports secure, encrypted data communication, vital for maintaining data integrity across various network environments. Its high-performance capabilities reduce overhead and improve application response times, making it indispensable for modern, high-speed data networks.\n\nBy incorporating the QUIC Protocol Core, businesses can optimize their network capabilities, ensuring secure, efficient, and reliable communications that are crucial for today's technology-driven communication systems.
AES-GCM, or AES Galois Counter Mode, combines encryption with authentication to provide both data confidentiality and integrity. Originally developed for high-throughput applications, it can efficiently use pipelining and parallel processing to achieve exceptional speeds. Helion's AES-GCM solutions are tailored to meet diverse data rate requirements, ranging from several megabits to over 40 Gbps. The solutions are versatile across various technologies, offering unparalleled flexibility and performance. Beyond speed, Helion's AES-GCM cores are noted for their compact design, ensuring minimal resource utilization in both FPGA and ASIC implementations. Designed to fit scalable applications, these cores ensure robust data protection in high-demand environments, like networking and data storage.
The eSi-Crypto suite by EnSilica is a comprehensive collection of cryptographic IP cores designed for both ASIC and FPGA architectures, aiming for minimal resource consumption while ensuring high throughput. A key component within this suite is the True Random Number Generator (TRNG), which adheres to NIST 800-22 standards and is offered as a hard macro in target technologies. Its configurable options are tailored to balance resource efficiency with throughput, making it essential for robust encryption solutions. These IP cores are available as stand-alone modules or integrated with AMBA APB/AHB or AXI bus interfaces.\n\nThe suite supports a variety of cryptographic algorithms such as CRYSTALS Kyber, CRYSTALS Dilithium, elliptic curve cryptography (ECC/ECDSA), RSA, AES, SHA1/SHA2/SHA3, ChaCha20, Poly1305, and TDES/DES. These diverse implementations can be tailored for specific use cases, including high-throughput core configurations ideal for applications like V2X communications. Additionally, the suite's ECC/ECDSA capabilities provide secured digital signature mechanisms, critical for applications requiring stringent data integrity and authenticity.\n\nEnSilica's dedication to cryptographic excellence is further evidenced in their sophisticated handling of secure web-server implementations. By leveraging their ultra-low-power accelerators, particularly for algorithms like ChaCha20 and Poly1305, eSi-Crypto reduces computational overhead while optimizing security performance. This makes the suite a preferred choice for customers seeking efficient and reliable cryptographic solutions across varied technology platforms.
Trilinear Technologies' HDCP Encryption-Decryption Engine is a sophisticated solution designed to safeguard digital content as it traverses various transmission channels. This engine is compliant with the HDCP standards 1.4 and 2.3, offering robust protection mechanisms to ensure that digital media investments are secure from unauthorized access and piracy. The engine’s hardware acceleration capabilities represent a crucial advantage, significantly reducing the load on the system processor while maintaining real-time encryption and decryption functions. This not only enhances performance but also extends the operational life of the hardware involved, making it suitable for high-demand media applications across sectors such as broadcast, entertainment, and corporate environments. Trilinear’s HDCP Encryption-Decryption Engine ensures compatibility with a wide array of consumer and professional-grade video equipment, providing seamless protection without interference in media quality or transmission speed. Its flexible integration options allow it to be smoothly incorporated into existing infrastructures, whether in standalone media devices or complex SoC architectures. Supported by comprehensive software resources, the HDCP Encryption-Decryption Engine provides an all-encompassing solution that includes necessary software stacks for managing device authentication and link maintenance. Its ability to safeguard high-definition content effectively makes it an invaluable asset for entities focused on secure content delivery and rights management.
OneNav presents the innovative L5-direct GNSS Receiver, a specialized component drawing focus to accuracy and reliability by operating independently of the L1 signal. Leveraging L5 Band signals, this receiver captures and maintains precise location data while ensuring protection against signal jamming. Incorporating a single RF chain, the system reduces redundancy and facilitates optimal antenna placement to enhance device designs in space-restricted environments. This approach critically lowers system costs while delivering robust, reliable location tracking ideal for wearables and IoT applications. The L5-direct receiver integrates seamlessly across multiple satellite constellations like GPS, Galileo, QZSS, and BeiDou, delivering accurate data regardless of environmental constraints. Its refinement in multipath error reduction through machine learning ensures the most precise data acquisition, even in dense urban landscapes. Enhanced with Application Specific Array Processor, the receiver accelerates signal acquisition without sacrificing time or power, ensuring reliable operation wherever used. Additionally, L5-direct GNSS stands out by optimizing power usage, with solutions designed specifically for extended battery life in ultra-low-power devices. Its adaptability allows for integration into diverse systems, serving industries with requirements across different geographies or use cases—from standalone GNSS ASICs to flexible modems and application processors. Featuring silicon-proven capabilities, such as a hot start fix in under one second and open-sky accuracy within 1.5 meters, L5-direct GNSS leads the way for next-generation technology in critical mission deployments.
The FPGA Lock Core is an innovative FPGA solution designed to secure FPGAs and hardware against unauthorized access and counterfeiting, leveraging a Microchip ATSHA204A crypto authentication IC. It reads a unique ID, generates a 256-bit challenge, and uses secure hashing to verify the hardware's authenticity, ensuring hardware integrity in sensitive applications like military and medical fields. This solution allows hardware protection against IP theft by enforcing authentication and disables FPGA functionality if unauthorized access is detected. The core utilizes minimal logic resources and one FPGA pin, communicating through a bidirectional open drain link. The clarity of this system is enhanced by providing the core in VHDL, allowing users to thoroughly understand its functionality, supported by example designs on Cyclone10 and Artix 7 boards, catering to both Intel and Xilinx FPGA platforms. Complementing this security measure is the Key Writer Core, which allows programming of custom secret keys into the ATSHA204A in situ on assembled boards, ensuring a seamless integration with the FPGA Lock system. Available for various FPGA platforms, the Efinix version, distributed with TRS Star, expands its applicability, with webinars and user guides offering in-depth implementation insights.
The Advanced Encryption Standard (AES) provides robust encryption for data security applications. Originally chosen by the National Institute of Standards and Technology (NIST) in the late 1990s, AES became the standard for encryption, replacing the older DES system. Helion Technology was at the forefront of this shift, offering a variety of AES IP cores suitable for ASIC and FPGA technologies. Helion's range of AES solutions can address different application needs from minimal area to high-speed data processing. This allows customization and scalability to fit specific encryption requirements. AES includes multiple operational modes, such as CBC, CTR, OFB, and more, enabling users to choose based on throughput and security priorities. With core offerings that cover ultra-low gate count applications to high throughput scenarios, Helion's AES cores are designed to fit seamlessly into a wide range of systems. Furthermore, by embracing process nodes from leading foundry groups, these cores ensure efficient implementation in diverse commercial settings.
The Individual IP Core Modules by ResQuant are comprehensive components engineered to support diverse post-quantum cryptographic standards, including Dilithium, Kyber, XMSS, SPHINCS+, AES, and the SHA-2 family. These modules offer organizations the flexibility to select specific cryptographic functionalities tailored to their security needs, without the necessity of entire systems or hardware changes. Each module is designed to integrate easily into existing infrastructure, ensuring minimal disruption while enhancing security measures against potential future quantum threats. This approach allows industries to gradually implement PQC standards, ensuring a seamless transition to quantum-resistant cryptographic measures. Tailored for flexibility, the ResQuant Individual IP Core Modules can be used across a wide array of applications, from IoT devices to complex military and IT systems. By offering component-level integration, these modules empower companies to future-proof their offerings incrementally while maintaining robust security practices in their operations.
Suite-Q SW is a versatile cryptographic software library designed to offer flexibility in code size, performance, and memory usage, making it an essential tool for developers working on resource-limited devices. Engineered for high adaptability, this software package provides a robust framework for implementing secure cryptographic operations across diverse platforms, including 8-bit to 64-bit processors. The library is meticulously crafted to support various configuration options that balance speed with memory efficiency, ensuring it meets custom specifications while preserving system integrity. Portable C code and high-speed, hand-optimized assembly variants are available to provide the ideal blend of compatibility and performance required in modern applications. Key features of Suite-Q SW include seamless integration as plug-in modules, support for a wide range of hardware offloads, and extensive compatibility with general-purpose and embedded CPUs. Validated through rigorous testing and performance measurements, it provides a reliable basis for secure software development, ensuring rapid deployment with minimized risk. As such, Suite-Q SW remains an indispensable part of PQSecure's comprehensive cryptographic offerings, perfect for adapting to the ever-changing landscape of digital security.
Suite-Q HW is a robust system-on-chip (SoC) solution that envelops all the necessary cryptography required for secure protocols within compact and efficient hardware. Targeted at both high-end servers and low-end embedded systems, this solution emphasizes the dual benefits of scalability and adaptability. Suite-Q HW efficiently offloads demanding symmetric and asymmetric cryptographic processes by leveraging specialized accelerators, offering enhanced execution speeds that cater to different application requirements. A key component of its utility lies in its support for a wide array of cryptographic operations. This includes classical public key methods, such as ECDSA and ECDH, alongside emerging post-quantum techniques within isogeny and lattice frameworks. The hardware is further augmented by secure hash algorithms and diverse AES encryption modes, delivering comprehensive protection across a variable security landscape. Incorporating optional Differential Power Analysis (DPA) countermeasures and validated security standards, Suite-Q HW ensures security for sensitive data against contemporary and emerging threats. It facilitates integration with existing development flows across SoCs and FPGAs, optimizing power and silicon footprint according to specific needs. Furthermore, the hardware package provides comprehensive resources for integration, from testbench data to simulation scripts, enhancing its adaptability and effectiveness in today's digital security paradigm.
The JPEG-LS Encoder by Parretto B.V. is a lossless image compression solution for FPGA applications, renowned for its adherence to the JPEG-LS standard. This encoder excels in lossless scenarios, outperforming the JPEG-2000 in resource efficiency while requiring neither external memory nor complicated setup, resulting in lower latency. This IP-core is perfect for applications where high-quality, lossless image compression is essential, catering to image depths from 8 to 16 bits. It processes one pixel per clock cycle, ensuring smooth and efficient compression workflows. With configurable output data width and the ability to manage ultra-high-definition image sizes, it's a versatile choice for a variety of imaging needs. Typically used in applications requiring pristine image fidelity, the JPEG-LS Encoder supports pixel and data FIFO interfaces alongside Avalon streaming for data handling flexibility. Developers can trust its performance for critical tasks where low-latency and high-quality compression are paramount, making it a foundational tool in modern image processing systems.
NeoPUF is revolutionizing hardware security by providing up to 100 times faster random number generation. This advanced security technology plays a critical role in safeguarding semiconductor devices against emerging threats. It incorporates a hardware-based random number generator which powers the development of the next generation of secure chips, ensuring robust protection from unauthorized access. Positioned as a critical component in the development of secure semiconductors, NeoPUF integrates seamlessly into existing systems, offering a quantum-resilient solution. This capability is vital in defense against potential quantum-era threats, providing security that remains effective even as technology landscapes shift. NeoPUF supports operations across diverse applications, particularly in sensitive environments where data integrity is paramount. As part of PUFsecurity's comprehensive lineup, NeoPUF not only enhances secure storage options but also facilitates reliable identification and anti-cloning features. It is a key enabler of trusted computing across numerous industries, underlining its importance in the modern era where security is indispensable.
The patented QDID PUF by Crypto Quantique utilizes quantum tunneling current variations to produce a unique identity in standard CMOS processes. This solution leverages oxide thickness variations and trap distributions in the gate oxide to create an unpredictable and unclonable physically unclonable function (PUF). As a hardware root-of-trust, it simplifies secure provisioning and emits high-entropy seeds resistant to side-channel attacks, supporting up to 256-bit security strength. The QDID PUF's robustness is confirmed through extensive testing, including adherence to NIST standards, making it an ideal choice for secure device identity and post-quantum cryptographic applications.
Secure Protocol Engines by Secure-IC focus on enhancing security and network processing efficiency for System-on-Chip (SoC) designs. These high-performance IP blocks are engineered to handle intensive security tasks, offloading critical processes from the main CPU to improve overall system efficiency. Designed for seamless integration, these modules cater to various applications requiring stringent security standards. By leveraging cryptographic acceleration, Secure Protocol Engines facilitate rapid processing of secure communications, allowing SoCs to maintain fast response times even under high-demand conditions. The engines provide robust support for a broad range of security protocols and cryptographic functions, ensuring data integrity and confidentiality across communication channels. This ensures that devices remain secure from unauthorized access and data breaches, particularly in environments prone to cyber threats. Secure Protocol Engines are integral to designing resilient systems that need to process large volumes of secure transactions, such as in financial systems or highly regulated industrial applications. Their architecture allows for scalability and adaptability, making them suitable for both existing systems and new developments in the security technology domain.
VeriSyno Microelectronics offers Digital Systems and Security Solutions designed to enhance the robustness and efficiency of modern digital applications. This comprehensive suite includes IPs for PSRAM interfaces, network protocols like vMAC, and security mechanisms, addressing the critical needs for secure and efficient digital communications. The digital solutions are engineered to meet stringent security protocols, ensuring data integrity and protection in various applications. VeriSyno's expertise in digital system design enables the development of reliable solutions that integrate seamlessly into existing infrastructures, enhancing both system performance and security. These solutions are suitable for a broad spectrum of digital applications, including consumer electronics, automotive, and industrial systems, where efficient data handling and security are paramount. With ongoing innovation, VeriSyno maintains its competitive edge by adapting to emerging industry requirements and introducing forward-thinking digital solutions.
The SHA-3 Crypto Engine is a hardware accelerator designed for cryptographic hashing, offering high throughput and area efficiency. It adheres to the NIST FIPS 202 standard, supporting all variants of the SHA-3 family, including SHA-3-224, SHA-3-256, SHA-3-384, and SHA-3-512, along with extendable output functions SHAKE-128 and SHAKE-256. Designed to resist time-based side-channel attacks, this IP core is integrated as a fully synchronous design supporting AMBA AXI4-Stream interfaces, making it versatile for various secure applications. Applications for the SHA-3 Crypto Engine span from secure message authentication to encryption protocols within IPsec and TLS/SSL engines, secure boot processes, and decentralized blockchain technologies. It is particularly suitable for e-commerce platforms and financial transaction processing, where data integrity and authenticity are paramount. Its ease of integration and robust performance ensure it is a preferred choice for next-generation security solutions. Offering resource-optimized performance, the SHA-3 engine is available with a range of deliverables, including Verilog RTL, testbenches, and comprehensive documentation. Its resource utilization across different FPGA and ASIC platforms demonstrates compatibility and efficiency, ensuring developers can implement secure hashing functions seamlessly within their devices.
The CANsec Controller Core is engineered to provide enhanced security features for automotive CAN networks. Traditional CAN networks are not inherently secure, posing challenges in protecting against unauthorized access and data tampering. This controller core integrates security protocols directly into the CAN framework, offering an encryption-enabled solution tailored for modern automotive needs. This controller core implements standardized security measures, ensuring confidentiality, integrity, and authenticity of CAN messages. By incorporating advanced cryptographic algorithms, the CANsec Controller Core meets stringent security requirements without compromising the performance that automotive applications demand. Its design focuses on minimizing resource consumption while providing robust security enhancements. Ideal for vehicles requiring secure communication between various electronic control units (ECUs), the core upholds the automotive industry’s increasing emphasis on cybersecurity. The CANsec Controller Core is versatile in its implementation, suitable for both new vehicle architectures and as an upgrade to existing systems, making it a vital component of future-proof automotive design.
Secure-IC's Post-Quantum Cryptography IP offers robust, future-ready security for digital communications, addressing the challenges of quantum computing on traditional encryption methods. This IP is crucial for systems that require long-term confidentiality and authenticity of data, ensuring they remain secure against threats posed by advancements in quantum computing. Designed to integrate seamlessly into existing hardware and software infrastructures, the Post-Quantum Cryptography IP is adaptable and scalable, providing flexibility in implementation. It supports a variety of cryptographic algorithms specifically chosen for their resistance to quantum attacks, ensuring they meet the highest security standards. By adopting this technology, systems can safeguard against potential future vulnerabilities that quantum processors might exploit. This IP is an essential component for industries looking to fortify their security measures, particularly in sensitive sectors such as defense, finance, and critical infrastructure. It provides a forward-thinking approach to cybersecurity, aligning with global trends and regulatory requirements for enhanced cryptographic solutions. By securing today’s systems against tomorrow’s threats, this IP is a strategic investment in sustained security resilience.
The Customizable Cryptography Accelerator offered by ResQuant is designed to meet varied client needs with an extensive array of configurable options. It integrates seamlessly with all NIST PQC standards like Dilithium, Kyber, XMSS, and SPHINCS+, and is extendible with additional algorithms, including customer-specific implementations. The accelerator is built to be DPA, timing, and SCA resistant, and is AXI 4 ready, ensuring robust protection in a variety of applications. This innovation allows for customizable tuning in performance and size, addressing the specific security requirements of customers from various industries. The accelerator demonstrates ResQuant's commitment to flexibility and adaptability, enabling clients to implement cutting-edge encryption with ease. With ongoing enhancements to extend its capabilities, the accelerator stands as a critical component in defenses against future computational threats posed by quantum technologies. In addition to its technical capabilities, the ResQuant Customizable Cryptography Accelerator is engineered for efficient power use and minimized physical footprint, making it suitable for integration into a wide range of hardware setups. This solution underscores ResQuant's dedication to delivering high-security standards and unmatched versatility in cryptographic processing solutions.
PhantomBlu is a sophisticated mmWave communication solution specifically designed for the defense sector, empowering military operations with robust, high-performance connectivity. Leveraging advanced mmWave technology, it supports tactical connections between land, sea, and air platforms, enabling seamless IP networking over a secure, anti-jam resistant mesh network. PhantomBlu’s design is optimized for rapid deployment and versatile use across various challenging military and defense environments. The PhantomBlu system offers unprecedented connectivity and integration capabilities, supporting high-bandwidth, low-latency communications essential for defense operations. It features LPI (Low Probability of Interception) and LPD (Low Probability of Detection), ensuring stealth and operational security. Its adaptive networking solutions significantly enhance situational awareness and interoperability amongst varied defense assets, assuring seamless transfer of C4ISR data. Whether deployed across large terrains or in mobile units, PhantomBlu's resilience and scalability ensure that defense teams operate with confidence. Its advanced capabilities are critical in mitigating risks and enhancing strategic emission, making it an invaluable asset for modern military communications needs.
PQSecure's Cryptographic Core serves as a comprehensive solution for implementing standardized cryptographic algorithms within system-on-chip (SoC) designs. This product is tailored for diverse applications, ranging from high-end servers to low-end embedded systems, ensuring broad compatibility. It effectively offloads both symmetric and asymmetric cryptographic operations, boosting execution efficiency. The core includes hardware accelerators capable of performing various cryptographic functions, such as true random number generation and classical public key cryptographic algorithms like ECDSA and ECDH. Incorporating next-generation post-quantum cryptographic methods, this core tackles the imminent threats posed by quantum computing. By supporting isogeny-based, lattice-based, and code-based cryptographies, it prepares systems for the quantum evolution. Furthermore, this Cryptographic Core supports secure hashing algorithms and a variety of advanced encryption standards, ensuring robust protection across different security levels recommended by standardization bodies. As an embodiment of both agility and security, it integrates seamlessly into various SoC and FPGA architectures, providing substantial power reductions compared to traditional software implementations. Designed with future-proofing in mind, PQSecure's Cryptographic Core features optional side-channel protection mechanisms validated by standard techniques, delivering DPA countermeasures without significant overhead. It boasts a comprehensive suite of verification tools, including test benches and simulation scripts, making integration into existing systems both easy and efficient. With customizable performance profiles, the Cryptographic Core is engineered to meet the demanding security requirements of tomorrow's digital environments.
Comcores' MACsec solution addresses the needs for secure communication on Ethernet links by implementing the IEEE 802.1AE standard for MAC Security. It provides comprehensive protection against eavesdropping and manipulation, making it suitable for applications demanding high security over public and private networks. Built to support various data rates, the MACsec IP core integrates robust cryptographic suites like AES-GCM to encrypt and authenticate network traffic. Its deployment ensures data confidentiality and integrity, fostering a secure environment for transmitting sensitive information such as in military communication systems and data centers.
Chuangfeixin Technologies' OTP (One-Time Programmable) solutions provide a unique approach to secure data storage. Once programmed, the data within these OTP devices is immutable, providing a robust layer of security ideal for protecting intellectual property and sensitive information within integrated circuits or logic gates. These solutions are particularly advantageous in embedded applications, where they can safeguard firmware and configuration data against unauthorized access or alteration. The company offers versatile OTP products compatible with various CMOS processes, ensuring easy integration without additional processing steps, thus reducing development costs. The long data retention of over 100 years under extreme conditions further underscores the reliability of these OTP modules in demanding applications.
The Security Protocol Accelerator from PQSecure is a pivotal component in enhancing the performance of cryptographic operations within embedded systems and processors. This accelerator facilitates the efficient execution of security protocols, such as post-quantum cryptographic algorithms, providing hardware-accelerated computation to offload intensive tasks from the main CPU. PQSecure's accelerator design focuses on optimizing the speed and efficiency of complex cryptographic tasks, including key exchange operations, digital signatures, and hashing. It is engineered to support a broad spectrum of cryptographic standards while maintaining configurability for various security and performance levels. This product stands out due to its ability to integrate seamlessly into various processor architectures and its compatibility with existing SoC and FPGA platforms. Key features of the Security Protocol Accelerator include customizable performance settings and support for both classical and post-quantum cryptographic operations. It provides significant improvements in power efficiency and computational speed, ensuring systems are prepared for future quantum challenges. With available side-channel attack countermeasures, this accelerator not only secures data but also mitigates potential vulnerabilities common in cryptographic implementations.
CoMira Solutions offers a Media Access Control Security (MACSec) solution adhering to IEEE standards aimed at safeguarding communication within 802.1 LAN environments. MACSec ensures data confidentiality and integrity, preventing unauthorized access and disruptions. It employs advanced encryption standards and supports flexible traffic management through various port configurations. The MACSec IP's time-division multiplexed architecture aligns seamlessly with CoMira's UMAC, ensuring synchronous operation despite differing link speeds. This implementation includes FIPS-compliant encryption methods such as GCM-AES-128 and GCM-AES-256, supporting robust security needs. Furthermore, CoMira's MACSec supports multiple secure channels and security associations per port, adding layers of protection to client systems. The configurability of Secure Channels and the ability to strip security tags enhances its adaptability in varied networking scenarios, reflecting CoMira's commitment to delivering tailor-fit security solutions.
The Cramium Personal Hardware Security Module (PHSM) by CrossBar is an integrated security solution that enhances digital asset security through its advanced ReRAM technology. Built with the capability for Multi-Party Computation (MPC), the Cramium PHSM provides robust key protection by eliminating the need for key reconstruction, thus reducing vulnerability to attacks. Utilizing FIDO2 authentication, the module is designed with an offline-by-default architecture, ensuring high assurance levels in protecting sensitive data. This protection is particularly crucial for applications operating within decentralized systems where security is paramount. Combining innovative memory and cryptographic technology, the Cramium PHSM is crafted to meet varying compliance needs, making it ideal for industries such as finance, healthcare, and information technology. The module enhances tamper resistance for cryptographic operations, ensuring secure storage and operation of sensitive information within protected environments. One of its unique features is the ability to offer robust authentication without relying on external network connectivity, effectively insulating assets from unauthorized access. Cramium PHSM exemplifies CrossBar's commitment to developing secure solutions for complex challenges presented by modern computational demands. Its modular design enables easy customization and integration, catering to specific industry requirements and assuring enterprises of enhanced cryptographic functionalities. The module not only safeguards digital secrets but also introduces an improved fault-tolerant element that minimizes risk from potential breaches or exploits.
FortiCrypt offers a robust and secure cryptographic framework specifically designed to thwart side-channel and fault injection attacks. This suite of cryptographic IP includes advanced protection mechanisms that ensure both high security and performance across various platforms. The IP core is meticulously engineered to deliver ultra-low power consumption, making it ideal for battery-operated and IoT devices. The FortiCrypt product line is versatile, supporting a wide array of cryptographic algorithms, including both classical and post-quantum variations. It integrates seamlessly with existing systems, requiring minimal integration overhead, and is validated to withstand real-world attacks. Its high bandwidth capacity, achieved through multi-pipeline architecture, makes FortiCrypt suitable for high-performance applications, ensuring rapid data throughput without compromising security. Furthermore, FortiCrypt's compliance with the highest industry standards, such as FIPS 140-3 and SESIP, assures its usage in applications requiring stringent security measures. Whether used for secure communication, data protection, or hardware defense, FortiCrypt establishes a fortress against unauthorized access and data breaches, demonstrating unparalleled resilience and efficiency.
The AES Crypto core from Dillon Engineering offers robust encryption capabilities tailored for secure communications and data protection. Designed to implement the Advanced Encryption Standard (AES), this core is perfect for safeguarding sensitive information across various digital platforms. Known for its reliability and security, the AES core ensures that encryption operations are performed with high efficiency and minimal latency. With a strong focus on protection, the AES Crypto core integrates advanced cryptographic algorithms that provide a secure environment suitable for financial transactions, secure data storage, and confidential communication. The core's architecture supports various key lengths and modes of operation, accommodating the diverse security needs of users. Committed to maintaining data integrity and confidentiality, this core balances performance with heightened security measures. Able to fit into a range of systems, it provides robust solutions that meet stringent industry standards, making it a preferred choice for applications that require uncompromised data protection.
FortiPKA-RISC-V is a powerful public key algorithm coprocessor designed to enhance cryptographic operations through streamlined modular multiplication techniques. This IP core offers robust protection against side-channel and fault injection attacks, ensuring high performance by eliminating Montgomery domain transformations. Engineered to maximize efficiency, FortiPKA-RISC-V supports a variety of cryptographic protocols, making it suitable for applications demanding high-speed data processing with minimal latency. Its architecture ensures seamless integration into systems requiring secure key exchanges and digital signature verifications, showcasing versatility across different computational platforms. Additionally, this coprocessor is built with a focus on reducing hardware footprint, making it ideal for space and power-conscious applications such as embedded systems and mobile devices. By aligning with industry-standard cryptographic requirements, FortiPKA-RISC-V provides an effective solution for environments requiring elevated security without compromising on computational speed or area efficiency.
The Keccak Hash Engine is known for its versatility in cryptographic operations, supporting a broad range of functions beyond traditional hashing. Notably, it serves as a foundational element for hash functions, authentication, encryption, and pseudo-random number generation. This IP core employs the innovative sponge construction technique and the Keccak-f permutation, renowned for its simplicity and adaptability. Keccak has been internationally standardized within several specifications, including NIST's FIPS 202 for SHA-3 and the 3GPP TS 35.231 for mobile telecommunications. This extensive scrutiny and third-party analysis ensure its suitability for highly secure applications. The Keccak Hash Engine excels in scenarios demanding configurable security levels or output lengths, integrated seamlessly into various systems. Built for integration ease and robust security, the Keccak IP core operates within a single clock domain and comes extensively verified. It provides a strong foundation for applications in security, data integrity, blockchain technologies, and secure data storage, extending the potential of cryptographic protections within embedded systems.
The Low Power Security Engine is designed by Low Power Futures to provide robust security for IoT devices while maintaining minimal power usage. Focusing on compact and comprehensive security capabilities, it supports elliptic-curve based cryptographic algorithms, including ECDHE (Elliptic-Curve Diffie-Hellman) and ECDSA (Elliptic Curve Digital Signature Algorithm). The design is perfect for ensuring secure operations in constrained environments like RFID systems and embedded SIM cards, offering side-channel and timing attack resistance, thus securing sensitive data in demanding applications like IIoT and connected infrastructure.
The Securyzr Key Management System by Secure-IC is designed to provide robust management and protection of cryptographic keys within a wide array of systems. This system ensures that sensitive keys are securely generated, stored, and distributed, preventing unauthorized access and misuse while maintaining data confidentiality and integrity. Incorporating a variety of security mechanisms, the Securyzr Key Management System supports end-to-end encryption protocols and enables secure communication between devices. It is particularly beneficial for applications that demand high security, such as financial services, healthcare, and critical infrastructure. The system ensures compliance with international security standards, facilitating smooth implementation into existing IT infrastructures. The solution's flexibility allows for scalable deployment across different networks and systems, ensuring an adaptable approach to key management. By integrating this system, organizations can simplify the process of securing their keys, reduce the risk of breaches, and enhance their overall cyber defense posture. Enhanced features like lifecycle management and audit abilities make it a valuable tool for maintaining high security standards over time.
The Stellar Packet Classification Platform provides ultra-high-speed packet processing capabilities for FPGAs, essential for sophisticated network applications requiring rapid address lookups and complex rule evaluations. This platform supports high-throughput scenarios with capabilities for handling millions of rules and performing extensive lookups with exceptionally high accuracy and reliability. Designed to accommodate IPV4/6 address lookup as well as implementing Access Control Lists and Longest Prefix Match functionalities, the Stellar platform ensures seamless packet flow in network environments. With performance extending from 25Gbps to over 1Tbps, this classification engine enables real-time packet analytics and decision making. Utilized in high-reliability areas such as firewall systems and anti-DDoS measures, the Stellar platform ensures networks operate smoothly under demanding conditions. The integration of live updates and 480-bit key support further enhances its utility in both current and evolving network architectures, making it a valuable asset for operators seeking robust data security and traffic management solutions.
Synopsys' Security Protocol Accelerators are designed to enhance the security of data transmission by accelerating encryption and decryption processes across networks. These accelerators are optimized to handle complex cryptographic algorithms efficiently, ensuring secure data transfer in applications such as enterprise networks, cloud services, and secure storage. By integrating these accelerators, systems can achieve robust security protocols without compromising on speed or performance.
The ONNC Compiler is a robust compilation tool designed for optimizing AI models, particularly neural networks, for efficient deployment on hardware accelerators. This compiler is capable of translating high-level AI models into optimized code that makes the best use of the underlying silicon architecture, ensuring reduced power consumption and increased processing performance. One of the key features of the ONNC Compiler is its support for a wide array of neural network models and architectures, facilitating versatile applications across different AI domains. It provides developers with flexibility and control over the compilation process, allowing for optimizations that align closely with specific hardware capabilities and constraints. The ONNC Compiler is integrated into Skymizer's suite of tools to support seamless deployment of AI solutions, reducing the complexity and time associated with bringing AI models from development stages to fully functioning applications. This integration ensures high efficiency and scalability, making it an essential tool for enterprises looking to maximize their AI hardware investments.
ReRAM Secure Keys from CrossBar deliver an innovative solution for secure computing, utilizing the unique properties of resistive random-access memory (ReRAM) to generate physically unclonable function (PUF) keys. These keys offer robust security, providing a high degree of randomness and stability essential for safeguarding modern electronic devices. CrossBar's secure keys adapt smoothly into existing semiconductor processes, particularly where traditional embedded flash memory solutions falter at smaller node sizes. Designed to withstand varied environmental conditions, ReRAM-based PUF keys resist tampering and sidestep the vulnerabilities associated with other traditional memory systems. They do not suffer from RF interference, providing an enhanced layer of security crucial for applications in automotive, data center, and industrial sectors. These secure keys reflect the powerful integration potential of ReRAM technology, ensuring data integrity under a wide range of operational environments. By leveraging the predictable characteristics of ReRAM, CrossBar ensures that these keys protect sensitive information against unauthorized extraction and mimicry. The secure key technology bolsters cryptographic processes, instilling confidence in secure boot and trusted platform modules. This innovative application of ReRAM underscores its versatility, enabling a new era of security measures in computational and smart device ecosystems.
The Geon Secure Execution Processor is a sophisticated security solution designed to offer cryptographic protection for sensitive data. Built on the proven BA22 architecture, this processor delivers superior processing efficiency, achieving 1.79 DMIPS/MHz and operating at speeds exceeding 450 MHz in 65 nm technology. Its design ensures cryptographic isolation of data, which is crucial for maintaining security across diverse applications. This processor is verified at the system level, making it suitable for various security demands. It incorporates multiple secure elements to protect against unauthorized access while maintaining optimal performance metrics. The Geon processor is an integral part of Beyond Semiconductor's robust security offerings, reflecting the company's commitment to providing comprehensive security solutions tailored to modern technological demands. By seamlessly integrating cryptographic safeguards, the Geon processor stands out as an indispensable asset for systems requiring a high level of data security and integrity. Its ability to function efficiently under demanding conditions makes it a preferable choice for developers aiming to protect their systems against evolving cyber threats.
The Integrated Secure Element (iSE) from Secure-IC serves as a comprehensive Root of Trust within System-on-Chip (SoC) architectures, delivering a fundamental layer of security. Embedded directly into the primary chip, the iSE facilitates essential security services such as secure boot, key management, and anti-tamper protection, providing a resilient shield against potential vulnerabilities. This technology is vital for ensuring that digital devices remain protected against both physical and digital intrusions. By isolating and protecting security-critical processes and information, the iSE helps maintain the integrity and confidentiality of data. It is highly valued in industries like automotive, IoT, and consumer electronics, where safeguarding data integrity and operational reliability is crucial. As cyber threats evolve, the iSE evolves with them, incorporating the latest encryption standards and defensive techniques. Its flexibility and robust architecture allow it to be deployed across various applications, making it a cornerstone of secure system design. Companies leverage the iSE to adhere to stringent security standards and maintain compliance with global security certifications.
Side-channel Attack Resistance technology by FortifyIQ focuses on defending cryptographic systems against unauthorized data breaches through physical observation. This protection suite is essential for devices targeted by side-channel metrics like power usage, electromagnetic emissions, or timing discrepancies, ensuring that sensitive data remains secure from spillover attacks. Developed with a keen understanding of modern attack vectors, this technology employs advanced countermeasures crafted from algorithmic optimizations and hardware-level enhancements. Each design component is thoroughly tested to close any vulnerabilities, protecting cryptographic keys and operations even under intense scrutiny from external attackers. FortifyIQ's Side-channel Attack Resistance solutions are a staple for environments with stringent security requirements, such as government, financial institutions, and defense sectors. By integrating these defenses, manufacturers can prevent leakage of critical information during cryptographic processes, maintaining a high level of trustworthiness and cyber resilience.
The FortiMac suite provides advanced cryptographic solutions specifically designed for rigorous protection against differential power analysis and fault injection attacks. This IP core specializes in HMAC SHA2-based applications, offering state-of-the-art security features that ensure both reliability and compactness. FortiMac's strength lies in its use of algorithmic defenses that are resistant to advanced side-channel attacks. The IP is highly adaptable, suitable for integration in both new and existing security systems. By minimizing power usage and gate count, FortiMac is an optimal choice for devices with stringent power and area constraints, delivering efficient performance without sacrificing security integrity. This product supports all major SHA2 hash functions, providing flexibility for developers and ensuring comprehensive protection for various cryptographic operations. Additionally, the IP is crafted to align with the highest security certifications, making it a trusted choice for secure communication and data integrity in sensitive sectors such as finance, telecommunications, and defense.
The SHA-3 Secure Hash Function Core is a fundamental building block for cryptographic operations, conforming to the latest security standards, including FIPS 180-4 and FIPS 202. This core supports a comprehensive range of standard functions such as SHA3-224, SHA3-256, SHA3-384, SHA3-512, and the extendable-output functions SHAKE-128 and SHAKE-256. It operates efficiently with up to 48 Mbit/MHz throughput and uses a minimal gate area of just 28,000, providing a compact yet powerful solution for embedding in security-critical applications. The flexibility in its design ensures it can be effectively incorporated into a variety of systems, offering high performance without excessive resource usage. The SHA-3 core represents a secure solution for developers needing robust cryptographic integrity within their systems, balancing high-speed processing with compactness and economic use of silicon real estate.
The HMAC–SHA256 Accelerator offered by Chevin Technology is a hardware-optimized solution crucial for operations requiring high-level cryptographic security. It ensures the integrity and authenticity of data through hashing and message authentication, proving essential in secure communications and data protection solutions. Designed for environments with stringent security requirements, this accelerator efficiently processes HMAC and SHA256 calculations, drastically reducing the computational burden on software implementations. Its robust design allows for continuous operation under high loads, making it ideal for cloud services, secure financial applications, and highly regulated industries needing strong data authentication measures. This cryptographic tool is easily integrated into existing hardware setups, promoting scalability and security without compromising on performance. The integration of such security features onto FPGAs reduces risks associated with digital transformation while enhancing the overall security posture of businesses implementing these solutions.
The Agile Secure Element IP is a versatile security enclave designed for straightforward integration into SoCs, providing essential elements for secure operations. This customizable IP includes a secure processor, cryptographic engines, and mechanisms for key storage and trusted execution, tailored to fit a wide range of system architectures. It supports a variety of cryptographic standards, including symmetric and asymmetric algorithms, while offering configuration options for post-quantum cryptography. Its modularity and compliance-readiness position it as an optimal solution for enhancing the security posture of complex multi-core systems and embedded applications.
QRoot Lite is a lightweight and configurable root-of-trust IP tailored for resource-constrained microcontrollers and IoT devices. The solution provides comprehensive security features such as secure boot, device attestation, and sealed storage, all in alignment with the TCG MARS specification. Designed to minimize silicon footprint, QRoot Lite integrates seamlessly via standard industry interfaces, ensuring a rapid and cost-effective implementation conducive to meeting regulatory compliance standards. This IP is ideal for integrating secure elements in low-power and cost-sensitive environments, offering a secure solution for modern connected devices.
The KiviPQC-KEM represents KiviCore's cutting-edge approach to post-quantum cryptography, designed to provide robust security against both classical and quantum computing threats. This IP core supports the Module-Lattice-based Key Encapsulation Mechanism (ML-KEM), aligning with the stringent standards set by NIST FIPS 203. By enabling secure key exchanges over untrusted channels, KiviPQC-KEM forms the cornerstone of future-proof network security solutions. This IP core focuses on minimal logic utilization while delivering high performance and low latency through hardware acceleration. The integration of an AMBA AXI4-Lite interface ensures simple system inclusion, whether in ASIC or FPGA designs. The KiviPQC-KEM-Fast and KiviPQC-KEM-Tiny variants cater to different performance needs, optimizing either for rapid processing or resource efficiency. Applications for KiviPQC-KEM include quantum-resistant network infrastructures, secure public key infrastructures (PKI), and transport-level security protocols like TLS/SSL. Its design supports a comprehensive set of operations including key generation, encapsulation, and decapsulation, making it an invaluable resource in the evolving landscape of cryptographic security.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
No credit card or payment details required.
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!