Is this your business? Claim it to manage your IP and profile
The AXI4 DMA Controller is a highly versatile IP core that supports multi-channel data transfers, ranging from 1 to 16 channels, depending on system requirements. Optimized for high throughput, this controller excels in transferring both small and large data sets effectively. It features independent DMA Read and Write Controllers for enhanced data handling with options for FIFO transfers to a diverse array of memory and peripheral configurations. This IP core offers significant flexibility with its programmable burst sizes, supporting up to 256 beats and adhering to critical boundary crossings in the AXI specification.
The DB9000AXI Display Controller is engineered to interface seamlessly with Frame Buffer Memory via the AMBA AXI protocol, offering support for a wide range of display resolutions from basic QVGA up to advanced 8K panels. Besides baseline display capabilities, advanced versions feature enhanced processing attributes such as multiple overlay windows, hardware cursor functions, and high dynamic range (HDR) imaging. With features like Color Space Conversion and programmable resolution settings, this IP core meets diverse display demands across numerous applications.
The eSPI Master/Slave Controller adheres to the Enhanced Serial Peripheral Interface (eSPI) specification, facilitating communication either as a master or slave device within the eSPI protocol. It provides support for both the transaction and link layers of the eSPI bus, making it suitable for integration with a range of AMBA-compliant interconnect systems like AXI or AHB. This controller is particularly adept at bridging communications between various SPI devices and internal processing units, ensuring robust data exchange in complex system architectures.
The SPI Master/Slave Controller provides a comprehensive solution for serial communication via the SPI protocol, supporting both master and slave configurations. It is designed to interact seamlessly with AMBA interconnect protocols such as AXI, AHB, and APB, offering flexibility in connecting microprocessors to a wide range of SPI-enabled devices. The controller is well-suited for use in environments where efficient and reliable data transfer is critical, enhancing system functionality with options for programmability and integration ease.
The I2C Master/Slave Controller is a highly adaptable IP core designed to interface a microprocessor with an I2C bus system, supporting both master and slave roles. Capable of operating in various speed modes including Standard, Fast, Fast Plus, and High-Speed, this controller adheres to the latest NXP I2C specifications, providing extensive system-level integration features for varied applications. It is ideal for scenarios demanding precise I2C protocol compliance and robust data transactional support.
Digital Blocks' UART Serial Communication Controller provides robust support for asynchronous serial communication, featuring full-duplex transmission and parameterized FIFO for efficient data handling. Compatible with AMBA-compliant interconnects, it facilitates seamless integration within diverse system architectures. Ideal for embedded systems requiring reliable, low-latency serial data transfer, the controller supports versatile baud rate configurations, enhancing adaptability across a broad spectrum of applications.
This multi-channel DMA controller is crafted for handling multiple data streams efficiently, supporting from 1 to 16 channels and slated for future enhancements up to 256 channels. It includes dedicated DMA Read and Write controllers to maximize data throughput and provides options for FIFO buffering, ensuring seamless integration with various memory and peripheral systems. With the flexibility to manage diverse data setups effectively, the DB9000-AXI excels in optimizing system performance within complex digital infrastructures.
The DB9100 BitBLT Graphics Engine is a powerful IP core designed to accelerate 2D graphics in embedded systems. It offers intricate Bit Block Transfer (BitBLT) capabilities, supporting multiple simultaneous memory sources and offering a robust selection of 256 raster operations for versatile graphic processing tasks. Equipped with advanced color expansion and alpha blending features, this graphics engine enhances visual outputs by providing comprehensive support for both on-screen and off-screen operations, making it a core choice for high-performance graphics tasks.
Explore TSMC's strategic exit from GaN foundry services by 2027, analyzing its impact on the semiconductor market, competition, and future opportunities. Read more
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
No credit card or payment details required.
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
