Is this your business? Claim it to manage your IP and profile
The SerDes PHY from Terminus Circuits addresses broad market demands by delivering a balance of power efficiency, low latency, and small footprint across diverse applications. This PHY supports numerous standards including PCI Express, USB, SATA, and more, each requiring high data throughput and integrity. Terminus Circuits emphasizes a seamless merge of design with functionality through its sophisticated clock and data recovery logic, multi-tap equalizers, and precise skew controls. The PHY is engineered to operate efficiently under varying environmental conditions, supporting multiple protocols with ease, offering configurations from single to multi-lane setups. Incorporating multi-standard support, the PHY ensures interoperability and flexibility across sectors like network communications, industrial equipment, and data centers. Along with robust ESD structures and an extensive operational temperature range, the PHY’s ability to maintain reliable operation and high-speed performance makes it an invaluable asset for integrators.
Designed to align with the MIPI serial communication protocol, the MIPI M-PHY HS Gear 4 from Terminus Circuits is optimized for mobile systems where power efficiency and performance are paramount. As the backbone for multiple upper layer protocols, M-PHY supports functions such as data transfer, storage, and radio interfaces, essential for mobile and computing solutions. This product primarily boasts scalability and modularity, catering to evolving technological requirements. It is backward compatible with previous MIPI generations, offering versatility across numerous configurations. Key features include multi-lane support and the ability to handle high-speed data transfers up to 23.32Gbps with robust squelch detection and burst management capabilities. The PHY operates across wide temperature ranges and integrates standby and power-down modes for energy efficiency. Its modular design ensures easy adaptation and integration, making it a favored choice among designers who need reliable high-speed connectivity that seamlessly fits into various system architectures.
The Low Jitter Digital PLL from Terminus Circuits is a top-tier frequency synthesizer designed to support the demanding synchronization requirements of high-speed transceivers. It covers frequencies suitable for both USB 3.0 / 3.1 and WiFi transceivers, ensuring precise clock generation and phase noise control. Its multi-band quadrature architecture provides flexible frequency outputs at 1.25G, 2.5G, and 5G, which are vital for effective data link management and integration in complex electronic environments. The PLL’s low jitter attributes are necessary for maintaining signal fidelity, especially in environments where timing precision impacts overall system performance. Further enhancing its versatility, the PLL offers programmable features for frequency setting and real-time calibration to adjust to varying process and temperature conditions. This balance of adaptability and performance allows it to cater to a wide array of applications ranging from clock multiplication in SerDes PHY to clock recovery solutions, making it a versatile tool in high-frequency design scenarios.
The PCIe PHY designed by Terminus Circuits is crafted to support high-performance computing with low latency and power consumption. It facilitates seamless connectivity in embedded systems by adopting the most prevalent serial protocol for high-speed interconnects. With configurations supporting PCIe generations 4.0, 3.0, and 2.0, it features a complete physical media attachment (PMA) hard macro and a physical coding sublayer (PCS) that adheres to PIPE4.3 standards. Designed for flexibility, this PHY ensures minimal delay and efficient operation even under demanding conditions. Central to the design is its capability to support multiple lane configurations allowing for data transfer rates of up to 16Gbps per lane. The PHY is distinguished by its robust calibration mechanisms for termination resistors, maintaining precise impedance control, and its three-tap transmitter equalizer that adjusts emphasis levels dynamically. Enhanced features such as the continuous time linear equalizer (CTLE) and decision feedback equalizer (DFE) are integrated to maximize data integrity across channels. This PCIe PHY is a versatile component, fit for a wide array of applications ranging from data centres to consumer electronics. Its strategic support for bifurcation and quadfurcation modes adds to its adaptability, allowing multiple lanes to work independently or in concert. With a design that includes comprehensive electrostatic discharge (ESD) protection and operation over extensive temperature ranges, it underscores reliability and robustness for a multitude of deployment environments.
Terminus Circuits delivers a state-of-the-art USB 3.1 PHY designed for integration into contemporary Systems-on-Chip (SoCs). Targeted at enhancing data exchange in media storage and playback devices, this PHY supports both USB 3.0 and USB 3.1 protocols. Its architecture ensures minimal power consumption and latency while accommodating high-speed data transfers, critical for maintaining system efficiency and performance. The design features innovative technology such as a hard macro for physical media attachment alongside a soft macro compliant with PIPE4.2, supporting configurations like quad and single lane architectures. With parallel data widths of 8 and 16 bits, it facilitates a versatile range of device interconnections, crucial for modern high-performance requirements in electronics. Enhanced signal quality is assured through support for advanced signal loss and receiver detection capabilities. Notably, the PHY manages signal integrity through programmable multi-tap equalizers and de-emphasis across cable lengths up to 1 meter, maximizing data throughput without compromise. An integral 10GHz PLL provides high-speed low-jitter performance, essential for stable and reliable device operations.
AIStorm & Tower Semiconductor release Cheetah HS, an AI-in-imager chip capturing up to 260,000 FPS, revolutionizing inspection and robotics imaging technologies. Read more
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
No credit card or payment details required.
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
